Part Number Hot Search : 
Z00AV 4D431K 55M45 XT5008 GRM32 GBLA005 V321DB40 TA1231F
Product Description
Full Text Search
 

To Download LTN141WD-L05-2 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  doc.no. issued date page / 13 ltn141wd-l05 1 17/oct/2007 product information samsung tft-lcd model no. : LTN141WD-L05-2 samsung tft-lcd model no. : LTN141WD-L05-2 product information lcd development g1. mobile division samsung electronics co., ltd.
doc.no. issued date page / 13 ltn141wd-l05 2 17/oct/2007 product information contents general description 1. electrical absolute ratings 2. optical characteristics 3. electrical characteristics 3.1 tft lcd module 3.2 backlight unit 4. block diagram 4.1 tft lcd module 4.2 backlight unit 5. input terminal pin assignment 5.1 input signal & power 5.2 backlight unit 5.3 timing diagrams of lvds for transmitting 6. interface timing 6.1 timing parameters 6.2 timing diagrams of interface signal 6.3 power on/off sequence 7. outline dimension -------------------( 3 ) -------------------( 4 ) -------------------( 5 ) -------------------( 6 ) -------------------( 7 ) -------------------( 8 ) -------------------( 10 ) -------------------( 12 )
doc.no. issued date page / 13 ltn141wd-l05 3 17/oct/2007 product information general description description applications general information features ltn141wd-l05 is a color active matrix tft (thin film trans istor) liquid crystal display (lcd) that uses amorphous silicon tft as a s witching devices. this m odel is composed of a tft lcd panel, a driver circui t and a backlight unit. the re solution of a 14.1" contains 1,440 x 900 pixels and can display up to 262,14 4 colors. 6 o'clock di rection is the optimum viewing angle. ? thin and light weight ? high contrast ratio, high aperture structure ? wide xga+ (1440x90 0 pixels) resolution ? fast response time ? low power consumption ? single ccfl ? de (data enable ) only mode. ? 3.3v lvds interface ? on board edid chip ? auto recovery function ? rohs compliance ? notebook pc ? if the usage of this product is not for pc a pplication, but for others, please contact sec. haze 42, hard-coating 2h, arc150t surface treatment normally white display mode 120dpi mm 0.21075(h) x 0.21075(v) (typ.) pixel pitch rgb vertical stripe pixel arrangement 16 : 10 pixel 1440 x rgb(3) x 900 number of pixel 262,144 display colors a-si tft active matrix driver element mm 303.48(h) x 189.675(v) (14.1? diagonal ) display area note unit specification item
doc.no. issued date page / 13 ltn141wd-l05 4 17/oct/2007 product information (1) tft lcd module (2) back-light unit note (1) within ta (25 2 c) note 1) permanent damage to the device may occur if maximum values are exceeded functional operation should be restricted to the c onditions described under normal operating conditions. ta = 25 2 c v dd =3.3v, v ss = gnd = 0v (1) khz 80 40 f l lamp frequency (1) marms 7.0 2.0 i l lamp current note unit max. min. symbol item 1. electrical absolute ratings (1) v v dd + 0.3 v dd ?0.3 v dd power supply voltage (1) v v dd + 0.3 v dd ?0.3 v dd logic input voltage note unit max. min. symbol item mechanical information 420 5.5 206.0 320.0 max. g 400 - weight mm - - depth (d) mm 205.5 205.0 vertical (v) mm 319.5 319.0 horizontal (h) module size note unit typ. min. item
doc.no. issued date page / 13 ltn141wd-l05 5 17/oct/2007 product information 2. optical characteristics - degrees - cd/m 2 msec - unit 1.7 - - l 13 points white variation - 45 - l - 20 - h ver. - 45 - h - 45 - cr 10 l hor. viewing angle 0.349 0.329 0.309 w y 0.341 0.313 0.285 w x white 0.150 0.130 0.110 b y 0.180 0.152 0.124 b x blue 0.570 0.550 0.530 g y 0.348 0.320 0.292 g x green 0.360 0.340 0.320 r y 0.618 0.590 0.562 r x red color chromaticity ( cie ) - 200 180 y l , ave average luminance of white (5 points) 35 25 - t rt response time at ta ( rising + falling ) - 300 - normal viewing angle = 0 = 0 cr contrast ratio (5 points) max typ. min. condition symbol item the following items are measured under stable conditions. the op tical characteristics should be measured in a dark room or equiva lent state with the meth ods shown in note (5). measuring equipmen t : topcon bm-5a and pr-650 * ta = 25 2 c, v dd =3.3v, fv= 60hz, f dclk = 88.75mhz, i l = 6.0 marms
doc.no. issued date page / 13 ltn141wd-l05 6 17/oct/2007 product information 3. electrical characteristics 3.1 tft lcd module ta= 25 2 c 3.2 back-light unit ta= 25 2 c the backlight system is an edge-lighting type with a single ccft ( cold cathode fluorescent tube ). the characteristics of a single lamp are shown in the following table. 0 c vrms 1345 25 c vrms 1120 - - v s startup voltage sec 1.0 - - lamp startup time hour 10,000 hr operating life time i l =6.0ma w 4.0/cc ; p l power consumption khz 65 60 40 f l frequency i l =6.0ma vrms - 665/cc ; - v l lamp voltage marms 6.5 6.0 3.0 i l lamp current note unit max. typ. min. symbol item ma 650 600 - max. pt. ma - 420 - mosaic ma - 400 - i dd white current of power supply a 1.5 - - i rush rush current mhz 128 97.78 86.66 f dclk main frequency khz - 55.56 - f h hsync frequency hz - 60 - fv vsync frequency mv - - -100 v il low v cm = +1.2v mv +100 - - v ih high differential input voltage for lvds receiver threshold v 3.6 3.3 3.0 v dd voltage of power supply note unit max. typ. min. symbol item inverter : sic-1801
doc.no. issued date page / 13 ltn141wd-l05 7 17/oct/2007 product information 4. block diagram 4.1 tft lcd module input-connector lvds receiver & timing controller source driver ics gate driver ics dc-dc converter control signal vcom gamma dvdd avdd von/voff video signal gamma generator lvds vcom generator source pcb rsds edid eeprom i 2 c bus fi-xb30srl-hf11 or compatible 4.2 back-light unit ( 2lam p, y-stack structure ) 14.1? wxga+ (1440*3*900) tft-lcd panel note ) the output of the inverter may change according to the material of the reflector. cold(white) lamp hot (pink) 1 2 reflector connector : bhsr-02vs-1
doc.no. issued date page / 13 ltn141wd-l05 8 17/oct/2007 product information 5. input terminal pin assignment 5.1. input signal & power (lvds, connector : jae fi-xb 30srl-hf11 or compatible ) mating connector : jae fi-x30m or compatible) positive lvds differential data input (even g1-g5,b0-b1) e_rxin1+ 24 negative lvds differential data input (even g1-g5,b0-b1) e_rxin1- 23 ground gnd 22 positive lvds differential data input (even r0-r5,g0) e_rxin0+ 21 negative lvds differential data input (even r0-r5,g0) e_rxin0- 20 ground gnd 19 positive lvds differential data input (odd clock) o_rxclk+ 18 positive lvds differential data input (even clock) e_rxclk+ 30 negative lvds differential data input (even clock) e_rxclk- 29 ground gnd 28 positive lvds differential data input (even b2-b5,sync,de) e_rxin2+ 27 negative lvds differential data input (even b2-b5,sync,de) e_rxin2- 26 ground gnd 25 negative lvds differential data input (odd clock) o_rxclk- 17 ground gnd 16 positive lvds differential data input (odd b-b5,sync,de) o_rxin2+ 15 negative lvds differential data input (odd b2-b5,sync,de) o_rxin2- 14 ground gnd 13 positive lvds differential data input (odd g1-g5,b0-b1) o_rxin1+ 12 negative lvds differential data input (odd g1-g5,b0-b1) o_rxin1- 11 ground gnd 10 positive lvds differential data input (odd r0-r5,g0) o_rxin0+ 9 negative lvds differential data input (odd r0-r5,g0) o_rxin0- 8 ddc data dataedid 7 ddc clock clkedid 6 no connection nc 5 ddc 3.3v power veedid 4 power supply +3.3v vdd 3 power supply +3.3v vdd 2 ground vss 1 remarks polarity function symbol no.
doc.no. issued date page / 13 ltn141wd-l05 9 17/oct/2007 product information 5.2 back light unit 5.3 timing diagrams of lvds for transmission lvds receiver : integrated t-con connector : jst bhsr - 02vs -1 mating connector : sm02b-bhss-1(jst) low voltage white cold 2 high voltage pink hot 1 function color symbol pin no. rxout20 rxout19 rxout17 rxout18 rxout16 rxout15 rxout14 rxout13 rxout12 rxout10 rxout11 rxout9 rxout8 rxout7 rxout6 rxout5 rxout3 rxout4 rxout2 rxout1 rxout0 t t/7 vsync b2 hsync b5 b3 b4 g4 b1 g5 b0 g3 g2 g1 g0 r4 r5 r2 r1 r0 o_txclk out 0_rxclk in o_rx in1 o_rxin0 o_rx in2 de r3 rxout20 rxout19 rxout17 rxout18 rxout16 rxout15 rxout14 rxout13 rxout12 rxout10 rxout11 rxout9 rxout8 rxout7 rxout6 rxout5 rxout3 rxout4 rxout2 rxout1 rxout0 t/7 n/c b2 n/c b5 b3 b4 g4 b1 g5 b0 g3 g2 g1 g0 r4 r5 r2 r1 r0 e_rx in1 e_rxin0 e_rx in2 n/c r3 e_txclk out e_rxclk in
doc.no. issued date page / 13 ltn141wd-l05 10 17/oct/2007 product information 6. interface timing 6.1 timing parameters 6.2 timing diagrams of interface signal - clocks - 1440 - thd display period horizontal active display term - clocks 1940 1760 1596 th cycle one line scanning time - lines - 900 - tvd display period vertical active display term - lines 1100 926 905 tv cycle frame frequency note unit max. typ. min. symbol item signal t vd t v de t h t c t hd valid display data (1440 clocks) dclk de data signals
doc.no. issued date page / 13 ltn141wd-l05 11 17/oct/2007 product information 6.3 power on/off sequence : to prevent a latch-up or dc operation of the lcd module, the power on/off sequence should be as the diagram be low. (vesa recommendation) note. (1) the supply voltage of the external system for the module input should be the same as the definition of v dd . (2) apply the lamp voltage wi thin the lcd operat ion range. when t he back-light turns on before the lcd operation or the lcd turns off before the back-light turns off, the display may momentarily become white. (3) in case of v dd = off level, please keep the level of input signals on the low or keep a high impedance. (4) t4 should be measured after the module has been fully discha rged between power off and on period. (5) interface signal shall not be kept at high impedance when the power is on. power supply v dd 0.9 v dd 0.9 v dd 0v 0 v valid signals t 3 0.5 < t 1 10 msec 0 < t 2 50 msec 0 < t 3 50 msec 500 msec t 4 t 1 t 2 t 4 0.1 v dd 0.1 v dd power on/off sequence back-light 200 msec t 5 200 msec t 6 power on power off t 5 t 6 50% 50% t1 : vdd rising time from 10% to 90% t2 : the time from vdd to valid data at power on. t3 : the time from valid data off to vdd off at power off. t4 : vdd off time for windows restart t5 : the time from valid data to b/l enable at power on. t6 : the time from valid data off to b/l disable at power off.
doc.no. issued date page / 13 ltn141wd-l05 12 17/oct/2007 product information 7. mechanical outline dimension [ refer to the next page ]


▲Up To Search▲   

 
Price & Availability of LTN141WD-L05-2

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X